

CONTENT	SHEET
Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals/ Power/ GND	3-5
Intel Eaglelake - FSB, PCIE, DMI	6
Intel Eaglelake - VGA, MSIC	7
Intel Eaglelake - Memory DDR2	8
Intel Eaglelake - Power / GND	9-10
ICH10DO - PCI, USB, DMI, PCIE	11
ICH10DO - Host, DMI, SATA, Audio, SPI, RTC, MSIC	12
ICH10DO - Power, GND	13
DDR2 Chanel-A / Chanel-B	14-15
Clock Gen - ICS9LPRS113	16
Super I/O Fintek F71882	17
VGA	18
SATA / e-SATA / FAN Control	19
LAN Intel82567 (OPT1-vPro)	20
JMB-368 IDEX1 (PCIE)	21
JMB-381 1394 (PCIE)	22
Audio Codec ALC888	23
PCIE x16, x1	24
DVI transfer & switch	25
DISPLAY PORT	26
PCI Slot 1 & 2	27-28
Rear/Fount USB Connector	29
System Power/ACPI Controller UPI	30
DDR2 / NB-Core Switching Power	31
VRD11 - ISL6334 4Phase	32
ATX Power-Con. / F_Panel	33
Manual & Option Parts	34
Revision History	35

# MS-7562 UATX Version: 10

**CPU:** Intel Pentium 4, Pentium D, Core2 Duo, Wolfdale, Yorkfield processors in LGA775 Package.

## System Chipset:

Intel Eaglelake - Q45 (North Bridge)  
Intel ICH10DO (South Bridge)

## On Board Device:

CLOCK Gen -- ICS9LPRS113A  
LPC Super I/O -- Fintek F71882F  
LAN -- LAN Intel 82567  
JMB368 IDEX1  
JMB381-1394  
HD Audio Codec -- ALC888  
PCIE to DVI Interface  
PCIE to Display port Interface


## Main Memory:

Dual-channel DDR-II \* 4

## Expansion Slots:


PCI EXPRESS X16 SLOT \*1  
PCI EXPRESS X4 share to DVI  
PCI EXPRESS X4 share to Display port  
PCI EXPRESS X1 SLOT \* 1  
PCI SLOT \* 2

**PWM:** ISL6334 4Phase

			<b>MICRO-STAR INT'L CO.,LTD</b>	
			<b>MS-7562</b>	
Size Custom	Document Description <b>COVER SHEET</b>			Rev 10
Date: Monday, October 20, 2008		Sheet 1 of 38		




# Block Diagram



## Board Stack-up


(1080 Prepreg Considerations)








Single End 50ohm Top/Bottom : 4mils  
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15  
 SATA - 95ohm : 15/4/8/4/15  
 LAN - 100ohm : 15/4/8/4/15  
 PCIE - 95ohm : 15/4/8/4/15




### CPU SIGNAL BLOCK



## PULL HIGHT PULL DOWN



### Thermal TRIP



**MICRO-STAR INT'L CO.,LTD**


MS-7562

Size Custom	Document Description <b>LGA775 - Signal</b>	Rev 10
Date: Wednesday, October 22, 2008		Sheet 3 of 38
















SYM\_REV = 1.5




FSB




HXSWING 10 mil with .7 mil Space"  
 HXSWING S/B 1/4\*VTT +/- 2%



\*GTLREF VOLTAGE SHOULD BE  
 0.635\*VTT





ELK\_CRB



PCIE



DMI

2 OF 7




MICRO-STAR INT'L CO.,LTD			
MS-7562			
Size Custom	Document Description Intel Eaglelake - FSB, PCIE, DMI, VGA, MSIC		Rev 10
Date: Monday, October 20, 2008		Sheet 6 of 38	












## NB POWER






GND

70F 7



## SB STRAPPING RESISTOR






PGNT#[3:0] Internal Pull-up

BOOT SELECT STRAPS		
BOOT DEVICE	GNT#0	SPI_CS1#
FWH	1	1
SPI	0	X
PCI	1	0


SIGNAL	H	L	DES.
GNT3	DIS	EN	A16 OVERRIDE
GNT2	N/A	SET BIT	PCIE PORT CONFIG 2 BIT 0 (5-6)

HDA\_SDOUT/HDA\_SYNC strap PCI\_E port configuration bit[1:0]. Internal weak pull down.  
00:1X/1X/1X/1X 11:0X/0X/4X

MICRO-STAR INT'L CO.,LTD		
MS-7562		
Size Custom	Document Description ICH10 - PCI, DMI, USB, PCIE & Slots	Rev 10
Date: Wednesday, October 22, 2008		Sheet 11 of 38












# 5VREF & 5VREF\_SUS Sequencing Circuit

5VREF must be powered up before VCC3 or after VCC3 within 0.7V.  
Also, 5VREF must power down after VCC3 or before VCC3 within 0.7V.  
This rule is also applies to 5VREF\_SUS and 3VSB.  
However, the 3VSB is derived from the 5VSB on the power supply  
thru a voltage regulator and therefore, they can satisfy the requirement.




FOR DP AND HDMI VCC3HDA, VCC3SUS\_HDA TO 1.5V

## SB POWER



## POWER

5 OF 6



## GND

6 OF 6



MICRO-STAR INT'L CO., LTD

MS-7562

Size	Document Description	Rev
Custom	ICHI0 - Power, GND	10
Date:	Monday, October 20, 2008	Sheet 13 of 38



# DDRII DIMM\_A1

# DDRII DIMM\_A2

8 DQM\_A[0..7] >> DQM\_A[0..7]  
8,15 MAA\_A[0..14] >> MAA\_A[0..14]  
8 DATA\_A[0..63] >> DATA\_A[0..63]








## DDRII DIMM\_B1















## Video Connector

**FOR V10 (NB:P45)**

**Always Stuff R128/R77 for Graphic/Non-Graphic sku.**




**MICRO-STAR INT'L CO.,LTD**

MS-7562


Size Custom	Document Description <b>VGA</b>	Rev 10
Date: Wednesday, October 22, 2008		Sheet 18 of 38



# SATA 1- 6 PORT



# FAN-COUNTROL CIRCUIT








MICRO-STAR INT'L CO.,LTD			
MS-7562			
Size	Document Description	Rev	
Custom	SATA & e-SATA Ports and Fan Control	10	
Date: Monday, October 20, 2008		Sheet	19 of 38






This means that VDDO must start ramping before AVDD and DVDD, but DVDD may reach its nominal operating range before AVDD and VDDO.









## IDE Connector









## 1394 CONTROLLER

### Rear 1394 port



### Front 1394 pin header



EMI request 11/28










Table 5.1 JMB381 Operating Modes

	Normal	IDDQ	BIST/FL	Nandtree
XTEST	0	1	1	1
GPIO2	x	0	0	1
GPIO3	x	0	1	1

### A1117 CO-LAY SOT223 (TO\_261) PNP BJT











PCI Express X1 Slot




MS-7562

Size Custom	Document Description <b>PCIE x16, x1 &amp; Bus Switch</b>	Rev 10
Date: Thursday, October 23, 2008		Sheet 24 of 38







(Share PCI\_E x4 form PCI\_E x16 Slots)






(Share PCI\_E x4 form PCI\_E x16 Slots)





PCI SLOT 2 (PCI VER: 2.2 COMPLY)



11 AD[31..0] << AD[31..0]



11 C\_BE#[3..0] << C\_BE#[3..0]

```

IDSEL = AD17
MASTER = PREQ#1
PIRQ#B

```

## PCI SLOT DECOUPLING CAPACITORS






MS-7562






Size Custom	Document Description <b>PCI Slot 1 &amp; 2</b>	Rev 10
Date: Wednesday, October 22, 2008		Sheet 27 of 38








# Front USB Connector





## FRONT USB PORT2,3



## FRONT USB PORT 8,9



## FRONT USB PORT 6,7




MICRO-STAR INT'L CO.,LTD

MS-7562




Size	Document Description	Rev
Custom	USB Connector	10
Date: Monday, October 20, 2008	Sheet 28 of 38	





# Rear USB Connector



## REAR USB PORT 4,5 (With 1394)




## REAR USB PORT 0,1 (With LAN)







## 5VDIMM FOR DDR




## CL\_PWROK




## 3VSB




## SB 1.1V 1.16A




## VCC0.8REF



## SB 1.5V 2.4A




## 1.2V 5.8A



For power 700W solution  
The power supply VCC3 delay 12ms after VCC5 assert.  
The chip U7501 5VDRV1 work when the VCC5 ready  
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but  
VCC3 not ready and let the 3VSB sequence fail.

	S0	S3	S4	S5
DUAL_CTRL	X	X	0 1 1	0 1 1
5VSBDRV1	1	0	1 0 0	1 0 0
5VDRV1	1	0	0 0 0	0 0 0
5VSBDRV2	X	0	1 0 0	1 0 0
USB_MODE	X	1	X 1 0	X 1 0
5VDIMM	Y	Y	N Y Y	N Y Y
USB power	Y	Y	N Y N	N Y N



FIELD	OEM/ODM	CHANNEL
ADD	R26, R16, R30, R40, Q5	R6, R31
REMOVE	R6, R31	R26, R16, R30, R40, Q5
CHANGE	R5 => C5=0.1uF	C5=> R5=51Kohm



MICRO-STAR INT'L CO.,LTD


MS-7562

Size	Document Description	Rev
Custom	ACPI controller UPI	10


Date: Wednesday, October 22, 2008 Sheet 30 of 38



## DDR II 1.8V POWER




To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




## NB 1.1V POWER

21A




## AMT POWER

V\_1P1\_CL\_MCH 3A




## CLINK PWROK GENERATION

For vPRO



## V\_3P3\_CL





For vPRO



MICRO-STAR INT'L CO.,LTD			
MS-7562			
Size	Document Description	Rev	
Custom	NB Core Power & DDR Power	10	
Date: Wednesday, October 22, 2008		Sheet	31 of 38



## ISL6334 4Phase





PDG:page 438 ,Please put near PWM




MICRO-STAR INT'L CO.,LTD			
Size C	Document Description <b>ISL6334 4-Phase Modulize circuit</b>		Rev 10
Date: Wednesday, October 22, 2008	Sheet	25	of 38




## ATX POWER CONNECTOR



## FRONT PANNEL



## Cap. for EMI &amp; Power



**MICRO-STAR INT'L CO.,LTD**

MS-7562


Size Custom	Document Description <b>ATX PWR-Connector &amp; Front Panel</b>
----------------	--

Rev	10
-----	----


Date: Wednesday, October 22, 2008 Sheet 33 of 38




Optical Fiducial Marks-120




Optical Fiducial Marks-100



Mounting Holes



Simulation



JFP2(4-6)





X\_JUMPER-1X2A\_green



BAT1\_X

BATTERY-CR2032



MICRO-STAR INT'L CO.,LTD

MS-7562

Size B	Document Description	Rev 10
Manual Parts & Option Parts		
Date: Monday, October 20, 2008	Sheet 34 of 38	



Ver.	Change List	Page
0B	<p>1. VRM Modify</p> <p>Change R12,16,26,32 =&gt;6.98Kohm ,C16 =&gt;15pF R22=&gt;300ohm,R39=&gt;2.49Kohm,R43=&gt;20Kohm Stuff EC3 EC9</p> <p>2. Power team recommend</p> <p>change C79=&gt;10nF, EC31=&gt;1000uF replace Q32,34=&gt;D03-0480600-O05</p> <p>change C328=&gt;10nF,EC33,34 =&gt;remove,EC37,39=&gt;470uF,EC32,35,36=&gt;820uF ADD EC110 =&gt;820uF replace Q43=&gt;D03-0903BDB-N03,Q42,73=&gt;D03-75N022B-N03</p> <p>3. Add Q72,R362 NB power switch circuit turn off NB power</p> <p>4. follow demo circuit Add R870 Stuff for NON-Intel LAN</p> <p>5. For DVI stuff R717,R718,R719, change RN79,RN80 =&gt; 22R</p> <p>6. R133=&gt;1.58K,R295=&gt;10.7K for DDR, NB power margin</p> <p>7. For customer requests change R909,R910=&gt; 0603</p> <p>8. Change R92=&gt; 1k for chip_power_good level</p> <p>9. Improve V_1P5_ICH VR's MOS temperature</p> <p>remove R326,C383,R320,R608,C379,EC100.R374,Q47 stuff EC41 replace Q52 =&gt; D03-75N022B-N03 ,U18=&gt; I71-LM35833-B28</p> <p>10. VRM Modify Improve temperature</p> <p>replace Q2,Q3,Q7,Q9,Q10,Q14,Q15,Q17=&gt; D03-75N022B-N03</p> <p>11. Add EC33 for V_FSB_VTT</p> <p>12. For INTEL Design Review</p> <p>Change C740 =&gt;0.1u</p> <p>Add C980,C981,C982,C983 =&gt;0.1u for VREF_CA_A,VREF_CA_B,VREF_DQ_A,VREF_DQ_B</p> <p>Near SB ball U1 Add C984,C985 =&gt;0.022u</p> <p>Near SB ball AC9 Add C986 =&gt;0.1u</p> <p>For VccGLAN1_5 change C445=&gt;4.7u/X5R ,C443=&gt;2.2u/X5R</p> <p>For 5VREF ,5VREF_SUS change C571 ,C611=&gt;1uF/X7R</p> <p>For VccRTC near the ball A22 C505 =&gt; 1uF/Y5V</p> <p>For V_1P05_VCCAUX Add C987=&gt;0.1uF/X7R ,C561 =&gt; 1uF/Y5V</p> <p>For VCCA_EXP</p> <p>remove L29 , Add R915=&gt;1Ω ,L39 = 600 Ω (FB) ,C612=&gt; 1uF</p> <p>For VCCA_DAC</p> <p>Add L39 = 600 Ω (FB) , change R892 =&gt;1Ω ,</p> <p>For VCCDQ_CRT</p> <p>Add L40 = 600 Ω (FB) , change R702 =&gt;1Ω ,C613=&gt;1u C613 will be 1u for onbroad graphic BOM Option will be 0 ohm for no onbroad graphic</p> <p>For FSB_VTT require</p> <p>Add C988 C989 C990=&gt; 2.2uF</p> <p>For VCC_Core require backside caps 10uF x(3/4) and 1uF x(6/8)</p> <p>C300,C562,C767=&gt; 10uF change C307 C323 C382 C416 C884 C975 C977 C371 =&gt;1u</p> <p>VCC_Core require caps 22uF x3, 1uF x3 and 10uF x3</p> <p>Add C991,C992.C993 =&gt; 22uF Add C763 C765 C762 =&gt;10uF change C976 C302 C311 =&gt;1uF</p> <p>VCC_EXP require caps 2.2uF x3</p> <p>Add C994,C995.C996 =&gt; 22uF</p> <p>VCCSM require caps 2.2uF x6</p> <p>change C262=2.2uF , ,Add C263,C264,C269,C268,C267 =&gt;2.2uF</p>	<p>30</p> <p>29</p> <p>29</p> <p>12</p> <p>24</p> <p>29</p> <p>13</p> <p>28</p> <p>28</p> <p>30</p> <p>28</p> <p>08</p> <p>14,15</p> <p>13</p> <p>13</p> <p>13</p> <p>13</p> <p>13</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p> <p>09</p>

Ver.	Change List	Page
0B	<p>For SRTCST# Required</p> <p>change R456 =&gt; 20KΩ and C513=&gt;1uF</p> <p>For NB1.AR2 Required</p> <p>change R706 Empty R709 stuff</p> <p>13. Reserve R578 Q47 R478 &amp; Add R802 for Plug - in issue</p> <p>14. For INTEL Design Review change C262 to 2.2uF Add C250</p> <p>15. Change VGA DVI to new VGA DVI (N58-39F0031-SK7)</p> <p>16. COM1 change to JCOM1</p> <p>17. Add R872 &amp; R873 for NB&amp;DDR power layout</p> <p>18. Add U56,C997,C998,C999 ,EC108 for KB/MS power circuit</p> <p>19. change SVCC1,SVCC2 to SVCC_Real</p> <p>change SVCC3,SVCC4 ,SVCC4 to SVCC_Front</p> <p>change SVCC6 to SVCC_MCR</p> <p>SWAP JUSBF &amp; JUSBMRC</p> <p>20. ADD C674,C675C677,C680 For EMI</p> <p>21. change R780,R778,R777,R776 for audio Precision</p> <p>22. Reserve for Plug - in issue SWAP Q47 D,S</p> <p>23 Change Vaule Empty or Stuff state In Shm circuit For P45 + ICH10 SKU</p> <p>24 follow intel demo Design change R227 to 150R</p> <p>25 No-stuff R514, Stuff R505 with 10Kohm</p>	<p>12</p> <p>09</p> <p>30</p> <p>09</p> <p>18,24</p> <p>17</p> <p>29</p> <p>17</p> <p>26</p> <p>27</p> <p>27</p> <p>31</p> <p>22</p> <p>30</p> <p>29</p> <p>12</p>

- Disable PSI# patch circuit.  
Empty (-)R242,R253,R273,R247,C235,Q53 ,Q65 Stuff R652
- DDR3 Power Correction.  
Change R133 1.58K1% to 1.5K1%
- Beep sound  
Empty R75
- Replace USB connector.  
N53-08M0171-K06 ==> N53-08M0191-F02
- Remove HDA Function.  
Empty (-)R860,R861,R862,R863,R864,R865,R866,R867,R859 ,JHDA1
- LAN USB connector  
Empty
- SIO related Issues.  
Empty (-)R789 (+)R112